創(chuàng)建DesignLink
系統(tǒng)級仿真
EBD和DML模型
系統(tǒng)配置
線網(wǎng)拓?fù)浣Y(jié)構(gòu)抽取和仿真
布線前拓?fù)浣Y(jié)構(gòu)抽取
Sigxplorer
Sigwave
確定和添加規(guī)則
Solution Space分析
自定義測量
參數(shù)掃描
規(guī)則簡介
設(shè)計(jì)規(guī)則應(yīng)用和規(guī)則驅(qū)動(dòng)布局
傳輸線模型
Constraint Mananger
布線后分析
電氣規(guī)則版本控制
布線后分析
差分線仿真設(shè)計(jì)
差分線仿真模型
差分線定義
差分線仿真Allegro Cadence PCB設(shè)計(jì)培訓(xùn)大綱
Cadence OrCAD
OrCAD Capture
OrCAD PCB Designer
OrCAD PSpice Designer
OrCAD PSpice Designer Plus
OrCAD PSpice Analog Mixer Simulator
OrCAD PSpice SLPS Interface Option
OrCAD FPGA System Planner
OrCAD Documentation Editor(ODE)
OrCAD Panel Editor(OPE)
OrCAD Engineering Data Management
OrCAD Library Builder(OLB)
OrCAD PCB SI
Cadence Allegro
Allegro Designer Entry CIS
Allegro PCB Editor
Allegro PCB Router
Allegro PCB SI
Allegro Design Entry HDL
Allegro Sigrity Speed2000
Allegro Sigrity PowerSI
Allegro Sigrity PowerDC
Allegro Sigrity OptimizePI
Allegro Sigrity SystemSI
電磁仿真
GEMS Software Package
Hardware Acceleration Module
GEMS Showroom
GEMS PRODUCTS TEST
設(shè)計(jì) |